# A Fast-Settling, High Dynamic Range Fully Differential Operational Transconductance Amplifier 

Eddie Ng<br>eddieng@eecs.berkeley.edu

Kenneth Oo<br>kenoo@eeccs.berkeley.edu

== EE240 Class Project, Spring 2002 ==<br>Professor B.E. Boser<br>University of California, Berkeley

## Abstract

In this project, we have designed a fully-differential operational transconductance amplifier with capacitive feedback network producing a close-loop gain of 0.2. The OTA was designed in the single-stage telescopic topology and simulation with HSPICE and achieved a very fast settling time of less than 5ns and a settling accuracy of at least $0.2 \%$. The OTA has the differential output swing of $\pm 1.8 \mathrm{~V}$ and a dynamic range greater than 85 dB while consuming 7.2 mW from a 3 V supply for the main amplifier and 1.9 mW for the bias network.

## I. Design Approach and Decisions

Choosing the right overall circuit topology for a given set of specifications so as to avoid over-designing the circuit is one of the most critical design decisions to start out with. We begin investigating the specifications of the project very closely, and look at the pool of candidates for the best circuit topology. For the single-stage design, we consider telescopic, folded-cascode and gain-boosting amplifiers. Two-stage design consists of using a full 2 -stage or a preamp followed by a full-stage amplifier. However, the fact that we only need $0.2 \%$ settling accuracy tells us that the open-loop gain for the OTA need not be extremely high (as shown later in Section III). In fact, an open-loop gain of more or less 1000 at around the maximum differential swing should suffice. Hence, to employ the design in a two-stage or gain-boosting topology may give excessive dc gain while dissipate much more power.

| Supply $\mathrm{V}_{\mathrm{DD}}$ | 3 V |
| :--- | :--- |
| Closed-loop gain, c | 0.2 |
| DR at output | $\geq 85 \mathrm{~dB}$ |
| Settling accuracy | $\leq 0.2 \%$ |
| Settling time, $\mathrm{t}_{\mathrm{s}}$ | $\leq 5 \mathrm{~ns}$ |
| Process | EE240 0.35um |
| Process corners | slow/nominal/fast |

Table 1: Project specifications


Figure 1 Conceptual diagram of amplifier configured as gain stage.

Dynamic range of 85 dB indicates that the OTA should be designed with large output swing range and that the integrator will need a large load capacitor at the output. A full two-stage design is the best candidate in terms of the output differential range, but the major drawback is the need for a minimum of four current legs (all drawing comparable currents) and thus may have big impact on the power consumption. At this point we decided to forego the 2 -stage design.

In addition, a 5 ns settling time is quite a stringent requirement and this makes the fast and simple single-stage telescopic or folded-cascode very attractive. The folded-cascode design suffers from the extra current leg introduced by the folded structure while only providing one extra $\mathrm{V}_{\mathrm{ds}}{ }^{\text {sat }}$ headroom advantage at the output swing. At this point, telescopic one-stage OTA is chosen as our design choice, with the gain-boosting topology in mind in case we need larger open-loop gain. However, after hand-analysis and repeated SPICE simulations, extra open-loop is not necessary and adding gain-boosting enhancement would be an over-design, add extra complexity and dissipate unnecessary power.

Close-loop gain of less than unity leads to the bigger feedback facto, F and helps reduce the noise that is proportional to $1 / F$. However, a large step needed at the input will create longer time for slewing. With all of these issues in mind, we begin designing our onestage telescopic OTA.

## II. Circuit Schematics and Parameters Tabulation

Here we have shown the final design of our complete schematics.


Figure 2. Main amplifier schematic ( $\mathrm{I}_{1}, \mathrm{I}_{2}$, and $\mathrm{I}_{3}$ will be generated by the bias network)


Figure 3. Biasing circuitry


Figure 4. CMFB circuit

Table 2: Final device sizes and parameters

|  | $\mathbf{W}$ (um) | L (um) | gm (mS) | ld (mA) | Gm/ld (1/V) | Vov (V) |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Main Amplifier |  |  |  |  |  |  |
| M1 | 500 | 0.35 | 20.4 | 1.2 | 17 | 0.118 |
| M2 | 500 | 0.35 | 20.4 | 1.2 | 17 | 0.118 |
| M3 | 800 | 1 | 16.7 | 1.2 | 13.92 | 0.144 |
| M4 | 800 | 1 | 16.7 | 1.2 | 13.92 | 0.144 |
| M7 | 800 | 1 | 9.17 | 1.2 | 7.64 | 0.262 |
| M8 | 800 | 1 | 9.17 | 1.2 | 7.64 | 0.262 |
| M9 | 800 | 1 | 9.6 | 1.2 | 8 | 0.25 |
| M10 | 800 | 1 | 9.6 | 1.2 | 8 | 0.25 |
| CMFB Amplifier |  |  |  |  |  |  |
| Mb1 | $500(\mathrm{M}=2)$ | 0.35 | 37 | 2.4 | 15.42 | 0.130 |
| Mc1 | 265 | 1 | 0.27 | 0.015 | 18 | 0.111 |
| Mc2 | 265 | 1 | 0.27 | 0.015 | 18 | 0.111 |
| Mc3 | 16.5 | 0.35 | 0.29 | 0.015 | 19.33 | 0.103 |
| Mc4 | 16.5 | 0.35 | 0.29 | 0.015 | 19.33 | 0.103 |
| PMOS Cascode Bias |  |  |  |  |  |  |
| Mb5 | 80 | 1 | 0.92 | 0.12 | 7.67 | 0.261 |
| Mb6 | 80 | 1 | 0.92 | 0.12 | 7.67 | 0.261 |
| Mb7 | 20 | 1 | 0.31 | 0.12 | 2.58 | 0.774 |
| Mb8 | 80 | 1 | 0.92 | 0.12 | 7.67 | 0.261 |
| Main Bias |  |  |  |  |  |  |
| Mbias1 | 35 | 0.35 | 1.92 | 0.12 | 16 | 0.125 |
| Mbias2 | 35 | 0.35 | 1.92 | 0.12 | 16 | 0.125 |
| Mbias3 | 35 | 0.35 | 1.92 | 0.12 | 16 | 0.125 |
| Mbias4 | 35 | 0.35 | 1.92 | 0.12 | 16 | 0.125 |
| Mbias5 | 80 | 1 | 0.98 | 0.12 | 8.17 | 0.245 |
| Mbias6 | 80 | 1 | 0.98 | 0.12 | 8.17 | 0.245 |
| Mbias7 | 3.75 | 1 | 0.34 | 0.12 | 2.83 | 0.706 |
| Mbias8 | 3 | 0.35 | 1.9 | 0.12 | 15.83 | 0.126 |
| Mbias9 | 3 | 0.35 | 1.9 | 0.12 | 15.83 | 0.126 |
| Mbias10 | 3 | 0.35 | 1.9 | 0.12 | 15.83 | 0.126 |
| Mbias11 | 3 | 0.35 | 1.9 | 0.12 | 15.83 | 0.126 |
| Mbias12 | 20 | 1 | 0.24 | 0.03 | 8 | 0.25 |
|  |  |  |  |  |  |  |

## Capacitor sizes

| $\mathrm{C}_{\mathrm{L}}$ | 3 pF |
| :--- | :--- |
| $\mathrm{C}_{\mathrm{f}}$ | 4 pF |
| $\mathrm{C}_{\mathrm{s}}$ | 0.8 pF |

## Common-mode Voltages

Vic $=0.8 \mathrm{~V}$ (chosen such that MB1 that supplies tail-current has enough headroom) Voc $=1.5 \mathrm{~V}$

## III. Design Flow and Equations

We start with static accuracy requirement. Since we use one-stage telescopic approach which does not provide very high open-loop gain, we decide to allocate a large portion of total settling error ( $80 \%$ ) to the static finite-gain error.

## 1) Static Accuracy

$$
\begin{array}{ll}
\frac{1}{\mathrm{~F}}=1+\mathrm{c}+\frac{\mathrm{C}_{\mathrm{i}}}{\mathrm{C}_{\mathrm{f}}} & \frac{1}{\mathrm{~F}}>1.2 \quad \mathrm{~F}:=\frac{5}{7} \\
\varepsilon_{\mathrm{a}}:=.8 \cdot \varepsilon & 80 \% \text { static error } \\
\mathrm{a}_{\mathrm{vo}}:=\frac{1}{\mathrm{~F} \cdot \varepsilon_{\mathrm{a}}} & \varepsilon_{\mathrm{a}}=1.6 \times 10^{-3} \\
\mathrm{a}_{\mathrm{vo}}=875 &
\end{array}
$$

Therefore, at Vod $_{\text {max }}$, the open-loop gain must be greater than 875 (see Fig. 5.1).
In order to further improve the open-loop gain by a factor of 2 or 3 , we increased the channel lengths of the cascode devices to boost the output resistance. After the increase in the channel lengths and some SPICE simulations, the design achieves the desired minimum open-loop gain of 875 for reasonable $\mathrm{V}_{\text {od }}$ range. The maximum $\mathrm{V}_{\text {od }}$ that can satisfy $\mathrm{a}_{\mathrm{vo}}>875$ would be $\pm 1.8 \mathrm{~V}$.

## 2) Dynamic Range

$$
\begin{aligned}
& \text { full-scale output voltage range (peak to peak): } \\
& \mathrm{P}_{\text {sig }}:=\frac{1}{2} \cdot\left(\frac{\Delta \mathrm{~V}_{\text {od }}}{2}\right)^{2} \\
& \mathrm{n}_{\mathrm{f}}=2\left(1+\frac{\mathrm{Vov} 1}{\operatorname{Vov} 3}+\frac{\text { Vov1 }}{\operatorname{Vov} 9}\right) \quad \mathrm{n}_{\mathrm{o}} \\
& \mathrm{n}_{\mathrm{f}}:=2 \cdot(1+0.5+0.5) \quad \mathrm{n}_{\mathrm{f}}=4 \\
& \mathrm{C}_{\text {oise }}=\frac{\mathrm{k}_{\mathrm{B}} \cdot \mathrm{~T}_{\mathrm{r}}}{\mathrm{C}_{\text {Leff }}} \cdot \frac{\mathrm{n}_{\mathrm{f}}}{\mathrm{~F}} \quad 10^{0.1 \cdot \mathrm{DR}}=\frac{\mathrm{P}_{\text {sig }}}{\mathrm{P}_{\text {noise }}} \\
& \mathrm{C}_{\text {Leff }}:=100 \cdot \mathrm{D} \cdot \frac{\mathrm{k}_{\mathrm{B}} \cdot \mathrm{~T}_{\mathrm{r}} \cdot \frac{\mathrm{n}_{\mathrm{f}}}{\mathrm{~F}}}{\mathrm{P}_{\text {sig }}} \quad C_{\text {Leff }}=4.499 \mathrm{pF}
\end{aligned}
$$

The next step is to satisfy the 85 dB dynamic range requirement. We realize that output differential swing Vod must be high enough such that the need for huge load capacitors can be avoided. The output swing is in the order of $\mathrm{V}_{\mathrm{dd}}-\mathrm{V}_{\mathrm{dsat1}}-\mathrm{V}_{\mathrm{dsat3}}-\mathrm{V}_{\mathrm{dsat7}}-\mathrm{V}_{\mathrm{dsat9}}-\mathrm{V}_{\mathrm{dsat}(\mathrm{mb1})}$ (see figure 2) or roughly $\mathrm{V}_{\mathrm{dd}}-5 \mathrm{~V}_{\text {dsat }}$.
$\mathrm{V}_{\text {ov }}$ ratio (input to cascode) is picked to be 0.5 to minimize output noise. $\mathrm{C}_{\text {Leff }}$ includes load capacitor $\mathrm{C}_{\mathrm{L}}, \mathrm{C}_{\mathrm{F}}(1-\mathrm{F})$, and parasitic $\mathrm{C}_{\mathrm{db}}, \mathrm{C}_{\mathrm{sb}}, \mathrm{C}_{\mathrm{gd}}, \mathrm{C}_{\mathrm{gs}}$ contributed from the transistors connecting to the differential output nodes. The value of $\mathrm{C}_{\mathrm{F}}$ is chosen high enough such that the feedback factor F does not strongly depend on the input capacitor of the differential pair. Reducing the sampling and integrating capacitors helps increase the bandwidth of the OTA, but
results in a higher $\mathrm{kT} / \mathrm{C}$ noise. We pick $\mathrm{C}_{\mathrm{L}}=3 \mathrm{pF}, \mathrm{C}_{\mathrm{F}}=4 \mathrm{pF}$ and $\mathrm{C}_{\mathrm{s}}=0.8 \mathrm{pF}$ such that $\mathrm{C}_{\text {Leff }}=$ $3+4(1-0.7)+C_{p}=\sim 4.5 \mathrm{pF}$ where $\mathrm{C}_{\mathrm{p}}$ notates the parasitic drain and source capacitances at the output nodes.

## 3) Settling Time (worst case)

$$
\begin{aligned}
& \mathrm{V}_{\mathrm{ov} 1}:=120 \mathrm{mV} \quad \mathrm{~V}_{\text {od_step }}:=1 \mathrm{~V} \\
& \varepsilon_{\mathrm{S}}:=\varepsilon-\varepsilon_{\mathrm{a}} \quad \varepsilon_{\mathrm{S}}=4 \times 10^{-4} \\
& \mathrm{r}:=0.63 \quad \mathrm{t}_{\text {slew }}:=\mathrm{r} \cdot \mathrm{t}_{\mathrm{s}} \quad \mathrm{t}_{\text {slew }}=3.15 \mathrm{~ns} \\
& \mathrm{t}_{\text {lin }}:=\mathrm{t}_{\mathrm{s}}-\mathrm{t}_{\text {slew }} \\
& \mathrm{t}_{\text {lin }}=1.85 \times 10^{-9} \mathrm{sec} \\
& \mathrm{t}_{\text {slew }}=\frac{\frac{V_{\text {od_step }}}{\mathrm{F}}-\mathrm{V}_{\text {ov1 }}}{\mathrm{F} \cdot \mathrm{SR}} \quad \mathrm{SR}:=\frac{\frac{\mathrm{V}_{\text {od_step }}}{\mathrm{F}}-V_{\text {ov1 }}}{\mathrm{F} \cdot \mathrm{t}_{\text {slew }}} \quad \mathrm{SR}=0.569 \frac{\mathrm{~V}}{\mathrm{~ns}} \\
& \mathrm{SR}=\frac{\mathrm{I}_{\mathrm{SS}}}{\mathrm{C}_{\mathrm{Leff}}} \quad \mathrm{I}_{\mathrm{SS}}:=\mathrm{C}_{\mathrm{Leff}} \cdot \mathrm{SR} \quad \mathrm{I}_{\mathrm{SS}}=2.56 \mathrm{~mA}
\end{aligned}
$$

Settling

$$
\begin{array}{ll}
\varepsilon_{\text {lin }}:=\varepsilon_{\mathrm{S}} \cdot \frac{\mathrm{~V}_{\text {od_step }} \cdot \mathrm{F}}{\mathrm{~V}_{\text {ov1 }}} & \quad \varepsilon_{\text {lin }}=2.381 \times 10^{-3} \\
\mathrm{n}:=-\ln \left(\varepsilon_{\text {lin }}\right) & \mathrm{n}=6.04 \\
\tau:=\frac{\mathrm{t}_{\text {lin }}}{\mathrm{n}} & \tau=0.306 \mathrm{~ns} \\
\tau=\frac{\mathrm{C}_{\text {Leff }}}{\mathrm{g}_{\mathrm{m} 1}} \cdot \frac{1}{\mathrm{~F}} \quad \mathrm{~g}_{\mathrm{m} 1}:=\frac{\mathrm{C}_{\text {Leff }}}{\tau} \cdot \frac{1}{\mathrm{~F}} \quad \mathrm{I}_{\mathrm{D} 1}=1.234 \mathrm{~mA} \\
\mathrm{I}_{\mathrm{D} 1}:=\mathrm{g}_{\mathrm{m} 1} \cdot \frac{\mathrm{~V}_{\text {ov1 }}}{2} & \mathrm{~g}_{\mathrm{m} 1}=20.567 \mathrm{mS} \\
\frac{\mathrm{I}_{\mathrm{SS}}}{\mathrm{I}_{\mathrm{D} 1}}=2.074 \\
\mathrm{I}_{\mathrm{SS}}:=\max \left(\mathrm{I}_{\mathrm{SS}}, 2 \cdot \mathrm{I}_{\mathrm{D} 1}\right) & \mathrm{I}_{\mathrm{SS}}=2.56 \mathrm{~mA}
\end{array}
$$

Finally we look at the settling time accuracy. We pick $\mathrm{V}_{\mathrm{ov} 1}$ to be 0.12 V in order for the transistor to stay in strong inversion while giving us good $\mathrm{g}_{\mathrm{m}} / \mathrm{I}_{\mathrm{D}}$ efficiency of 17 . Further decreasing $\mathrm{V}_{\text {ov1 }}$ would be impractical and would lead transistors to operate in weak inversion. Also NMOS input pair is used for higher $g_{m} / I_{D}$ ratio. However, the disadvantages of using NMOS pair are body-effect that causes more mismatches, poor CMRR and higher input offset.

We then assign $63 \%$ of dynamic accuracy to slewing to achieve maximum power efficiency as shown in the calculation above.

We have about $55^{\circ}$ phase margin for the differential loop gain but in practice, higher PM should be used. For the project, there is no layout consideration such as the use of multi-fingers to reduce the parasitic capacitances. However, in practice PM and frequency response would not be different after layout.

## Common-mode Feedback

A simple single-ended common-mode feedback amplifier is used to bias our tail current source (See Fig. 4 and 4.1). We make the CMFB loop-gain bandwidth to be comparable to half the differential loop-gain bandwidth (See the simulation result in figures 5.2.1, 5.2.2, 5.2.3 and 5.2.4). The polarity of the CMFB amplifier must be chosen correctly to ensure the negative feedback.


Figure 4.1. Common-mode feedback loop
To ensure that the common-mode feedback loop would not introduce instability into the system, we need to make sure that loop-gain bandwidth of the common-mode feedback loop $\omega_{u_{\text {_CMFB }}}>$ $0.5 \omega_{\mathrm{u}_{-} \mathrm{T}}$ where $\omega_{\mathrm{u}_{-} \mathrm{T}}$ is the differential loop-gain bandwidth.
$\omega_{u_{-} C M F B} \approx \frac{C_{C M F B}}{C_{C M F B}+0.5 C_{i n}} \cdot \frac{g_{m b 1}}{C_{L}} \geq 0.5 \cdot \omega_{u_{-} T}=0.5 \cdot \frac{g_{m 1}}{C_{L}}$
Here $\mathrm{C}_{\text {in }}$ denotes the capacitance at the input of the tail-current transistor $\mathrm{C}_{\text {Mb1 }}$. Here we see that roughly $3 \mathrm{C}_{\mathrm{CMFB}}=0.5 \mathrm{C}_{\mathrm{in}}$. We pick $\mathrm{C}_{\mathrm{CMFB}}=80 \mathrm{fF}$. Again in practical bigger value should be used due to parasitic effects.

## Biasing network

We need four current legs for four biases, three for the main amplifier and one for the CMFB circuit. We use high-swing cascode biasing network for $\mathrm{I}_{1}$ and $\mathrm{I}_{2}$ to supplement the biasing for the main amplifier's high-impedence active PMOS cascode current load. Generating $\mathrm{I}_{3}$ and $\mathrm{I}_{4}$ however do not require high output impedance current sources. (See figure 3)

After we obtain these initial hand-analysis results, we enter the parameters into SPICE and figure out the device sizes and biasing network. The cascode pair is sized so that $\mathrm{V}_{\mathrm{ov}}$ ratio is 0.5 as mentioned earlier. The initial analysis gets us into $20-30 \%$ of specifications and more iteration is done to meet the specs with the goal of minimum power consumption. The next section summarizes all the specifications that our design met.

## IV. Verification and Simulation Results

|  | Nominal | Slow | Fast | Spec | Figure |
| :--- | :--- | :--- | :--- | :--- | :--- |
| Open loop gain (Vod=0V) | 14100 | 14000 | 13800 |  |  |
| Open loop gain (Vod=1.8V) | 1050 | 1150 | 900 | $>875$ | 5.1 |
| Open loop gain (Vod=-1.8V) | 1000 | 1100 | 914 | $>875$ | 5.1 |
| Settling time, $\mathrm{t}_{\mathrm{s}}$ (Vod=1V) [ns] | 4.81 | 4.89 | 4.93 | $<5.0$ | $5.3 .1,5.3 .3$ |
| Settling time, $\mathrm{t}_{\mathrm{s}}($ Vod $=1.8 \mathrm{~V})[\mathrm{ns}]$ | 4.9 | 4.62 | 4.965 | $<5.0$ | $5.3 .2,5.3 .4$ |
| Phase margin (Vod=0V) | 55.8 | 55 | 56 |  | 5.2 .1 |
| Phase margin (Vod=1.8V) | 57.2 | 56.2 | 56.8 |  | 5.2 .2 |
| Noise (Vod=0V) $[\mu \mathrm{V}$-rms $]$ | 71.03 | 71.55 | 70.51 | $<71.57$ | 5.6 .1 |
| Noise (Vod=1.8V) [ $\mu \mathrm{V}$-rms] | 70.97 | 71.54 | 70.54 | $<71.57$ | 5.6 .2 |
| DR [dB] | 85.073654 | 85.00417 | 85.12644 | $>85$ |  |
| Power Dissipation (Main Amplifier) | 7.2 | 7.2 | 7.2 |  | 5.5 .1 |
| Power Dissipation (Bias Circuit) | 1.95 | 1.95 | 1.95 |  | 5.5 .2 |
| DM Loop unity gain frequency (fu-T) | 364 MHz | 364 MHz | 364 MHz |  | $5.2 .1,5.2 .2$ |
| CM loop unity gain frequency (fu-cmFB) | 185 MHz | 185 MHz | 185 MHz |  | $5.2 .3,5.2 .4$ |

Table 3: Summary of OTA design performance

Figure 5.1 DC Open-loop Gain $\mathrm{Av}_{\mathrm{o}}$ vs. Vod (V)


Figure 5.2.1 Differential AC Loop Gain (dB) at Vod=0V


Figure 5.2.2 Differential AC Loop Gain (dB) at Vod $=\operatorname{Vod}_{\text {max }}=1.8 \mathrm{~V}$


Figure 5.2.3 Common-mode AC Loop Gain (dB) at Vod=0V


Figure 5.2.4 Common-mode AC Loop Gain (dB) at $\operatorname{Vod}=\operatorname{Vod}_{\text {max }}=1.8 \mathrm{~V}$


Fig. 5.3.1 Step Response Voltage Transient ( $\mathrm{V}_{\text {od }}$ swings from $0 \mathrm{~V} \rightarrow \mathbf{1 V}$ )


Fig. 5.3.2 Step Response Voltage Transient ( $\mathrm{V}_{\text {od }}$ swings $\mathbf{0 . 8 V} \rightarrow \mathbf{1 . 8 V}$ )


## Figure 5.3.3 Step Response Voltage Transient (full scale)



Rise and fall time of the $5-\mathrm{V}$ input step $=0.5 \mathrm{~ns}$ as specified.

Fig. 5.3.3 Step Response Current Transient ( $\mathrm{V}_{\text {od }}$ swings from $0 \mathrm{~V} \rightarrow \mathbf{1 V}$ )


Fig. 5.3.4 Step Response Current Transient ( $\mathrm{V}_{\text {od }}$ swings $\mathbf{0 . 8 V} \rightarrow \mathbf{1 . 8 V}$ )


Figure 5.4.1 Settling Error $\left(\mathrm{V}_{\text {od }} \rightarrow \mathbf{0 V}\right)$


Figure 5.4.2 Settling Error $\left(\mathrm{V}_{\text {od }} \rightarrow \mathbf{1 . 8 V}\right)$


Figure 5.5.1 Power Dissipation in main amplifier and biasing (Vod=0V)


Figure 5.5.2 Power Dissipation in main amplifier \& biasing (Vod=1.8V)


Figure 5.6.1 Noise Spectrum ( $\operatorname{Vod}=0 \mathrm{~V}$ )


Figure 5.6.2 Noise Spectrum $(\operatorname{Vod}=1.8 \mathrm{~V})$


## V. Comments and Conclusion

In our design and HSPICE simulation, we proven the design specifications have met. However we have assumed one-finger very large devices for each transistor. But in practice, there will be multiple fingers consideration for more area-efficiency. We have added well-to-substrate reversed-bias diode in the cascode to give us more realistic noise and transient simulations. Due to the fact that we do not use multi-fingers transistors for our simulation, the practical parasitics cannot be simulated. Some parasitic effects are not accounted for because they will contribute little effect on the results. For instance, the extra parasitic capacitors in bias circuits will slightly degrade the phase margin of the bias circuit but they act like bypass capacitance in the frequencies of interest. Some other parasitic capacitors are either tied to Vdd or Vss or ground and contribute no effect. However, the drain, source, gate and body parasitics are included and correctly simulated.

For the biasing network, we use 10:1 current ratio between transistors which is practical and any bigger ratio will cause significant mismatches. After all, all the specifications are met over all process corners while the main amplifier consumes 7.2 mW of power and the bias circuits consumes 1.9 mW .

## APPENDIX 1: DESIGN SPICE DECK

```
********EE240 Project************
VDD VDD 0 3V
VDD_B VDD_B 0 3V
IREF VDD_B BIAS1 120u
VID VID 0 DC 0 AC 1 PULSE (0 5 0 . 5n . 5n
50N 100N)
VIC VIC 0 DC . 8V
XIN VID VIC Vi+ Vi- BALUN
XIN2 VD VIC Vx+ Vx- BALUN
XIN3 VD VIC Vy+ Vy- BALUN
.PARAM W1=500UM L1=.35UM
+ W3=800UM L3=1u
+ W7=800uM L7=1u
+ wbn=35u lbn=.35u
+ wbp=80u lbp=1u
+ w9=800uM 19=1u
**Tail current source***
mb1 vx cmfb_out 0 0 nmos w=w1 l=11 m=2
***CFMB AMP***
mc1 dc1 cmfb vxx vxx pmos w=w7 l=l7
m=.33
mc2 cmfb_out vcmm vxx vxx pmos w=w7 l=l7
m=. 33
mc3 cmfb_out dc1 0 0 nmos w=w1 l=l1
m=.033
mc4 dc1 dc1 0 0 nmos w=w1 l=l1 m=.033
rrr vdd_b vcmm 100t
rr2 vcmm 0 100t
crr vdd_b vcmm 500f
cr2 vamm 0 500f
cc cmfb 0 4p
***Input transistors***
M1 d1 VX+ VX 0 NMOS W=W1 L=L1 m=1
M2 d2 VX- VX O NMOS W=W1 L=L1 m=1
***NMOS CASCODE
M3 Vo+ b1 d2 0 NMOS W=W3 L=L3 m=1
M4 Vo- b1 d1 0 NMOS W=W3 L=L3 m=1
***PMOS CURRENT SOURCE***
M7 D7 VB5 VDD VDD PMOS W=W7 L=L7 M=1
M8 D8 VB5 VDD VDD PMOS W=W7 L=L7 M=1
M9 VO+ VB6 D7 D7 PMOS W=W9 L=L9 M=1
M10 VO- VB6 D8 D8 PMOS W=W9 L=L9 M=1
***PMOS CASCODE WELL DIODES***
d9 0 d7 dwell a='(w9*13u)'
d10 0 d8 dwell a='(w9*13u)'
***HIGH SWING PMOS BIAS***
MB5 VB7 VB5 VDD_b VDD_b PMOS W=Wbp L=Lbp
M=1
MB6 VB5 VB6 VB7 VB7 PMOS W=Wbp L=Lbp M=1
MB7 VB8 VB6 VDD_b VDD_b PMOS W=Wbp L=Lbp
M=. 25
MB8 VB6 VB6 VB8 VB8 PMOS W=Wbp L=Lbp M=1
***MAIN BIAS***
Mbias1 bias1 bias1 bias2 0 NMOS W=Wbn
L=Lbn m=1
```



